Add SystemVerilog support

This commit is contained in:
Sean McLoughlin authored and David Peter committed 2021-03-15 07:21:15 +01:00
1 parent db57454f3f
commit d89fa3ebc2
8 files changed
+215

No files matched your search

+1
View File
@@ -1,6 +1,7 @@
# unreleased
## Features
- Add SystemVerilog file syntax, see #1580 (@SeanMcLoughlin)
## Bugfixes