Add SystemVerilog support

Browse Source

...

This commit is contained in:

Sean McLoughlin authored and David Peter committed 2021-03-15 07:21:15 +01:00

1 parent db57454f3f

commit d89fa3ebc2

8 files changed

+215

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

assets/syntaxes.bin

Vendored

BIN

Binary file not shown.

assets/syntaxes/02_Extra/SystemVerilog

Vendored Submodule

+1

Submodule assets/syntaxes/02_Extra/SystemVerilog added at 7eca705e87.